Double Duty: FPGA Architecture to Enable Concurrent LUT and Adder Chain Usage